Generally, any time a bus bridge sees a transaction on one particular bus that should be forwarded to one other, the original transaction will have to wait right until the forwarded transaction completes ahead of a result's ready. One particular noteworthy exception takes place in the case of memory writes. https://nathanlabsadvisory.com/fisma/